Shared memory space for instructions and data, single control unit or processor follows a linear fetch-decode-execute cycle, registers are used as fast access to instructions and data
Instructions and data stored in separate memory units, each with its own bus, reading/writing data can be done at the same time as fetching an instruction, used by RISC processors