Save
CS Notes
Shaw
CPU Performance
Save
Share
Learn
Content
Leaderboard
Learn
Created by
Zak Whitaker
Visit profile
Cards (6)
Clock speed: The
number
of
FDE cycles
in a given time period
Cache
memory:
small
amount of
fast memory
that can be
frequently accessed
by the
CPU
Number of cores: allows more FDE cycles to happen simultaneously
Word length: number of
bits
the
CPU
can
process
at a given
time.
This can represent both
instructions
and
data
Bus width
:
Allows for
more possible memory locations
More data
can be sent per
FDE cycle
(rather than waiting for next
clock pulse
)
Memory pyramid:
CPU registers
Level
1
cache
Level
2
cache
Level
3
Cache
RAM
Secondary Storage