Tiny areas of extremely fastmemory located in the CPU normally designed for a specific purpose, where data or control information is stored temporarily e.g. the MAR, MDR etc.
Holds the address of data ready for use by the memory dataregister, or the address of an instruction passed from the program counter. Step 2 of the fetch, decode, execute cycle